Registration No :					

**Total Number of Pages: 01 MCA** MCC202

## 2<sup>rd</sup> Semester Back Examination 2018-19 **COMPUTER ORGANISATION AND SYSTEM ARCHITECTURE**

**BRANCH: MCA** Time: 3 Hours

		Max Marks : 70 Q.CODE : F239  Answer Question No.1 which is compulsory and any five from the rest The figures in the right hand margin indicate marks.	t.			
Q1	a) b) c) d) e) f) g) h) i)	Differentiate between SRAM and DRAM. State the types of registers used in the microprocessor. Write down the different types of interrupts. Define CLV. With an example state auto-increment addressing mode. Determine (110110) <sub>2</sub> - (10110) <sub>2</sub> . How the cache coherency is eliminated? Differentiate between Memory mapped I/O and I/O mapped I/O.				
Q2	a) b)	Explain different types of addressing modes with suitable example. Simplify the following Boolean function in product-of-sums form by means of a four-variable map. $F(w,x,y,z) = \sum (2,3,4,5,6,7,11,14,15)$	(5) (5)			
Q3	a) b)	With a suitable diagram explain the data flow of Instruction Cycle What is Instruction Format? Describe about three address, two address and one address instruction with example.	(5) (5)			
Q4	a) b)	Draw a flow chart for Booth's algorithm. Multiply 10111 by 10011 using Booth algorithm.  Explain the benefits of using a multibus architecture compared to single bus architecture.	(5) (5)			
Q5	a) b)	Explain the concept of array processor. How parallel processing is achieved with the help of pipelining?  Differentiate between RISC and CISC.	(5) (5)			
Q6		Discuss the concept of mapping function. Evaluate the different types of mapping function in case of cache memory.	(10)			
Q7		Describe the working of micro-programmed CPU with suitable diagram. With suitable block diagram explain the data transfer using DMA controller.	(10)			
Q8	a) b)	Write short answer on any TWO: Cache wire policy Flynn's classification	(5 x 2)			

c) Interrupt driven I/O